

## Monday, June 28

8.30 Welcome

8.40 Plenary talk

**Invited Talk: *Oxides beyond SiO<sub>2</sub> for Microelectronics***

**D. Schlom**

*Department of Materials Science and Engineering, Cornell University, Ithaca, New York*

### 1.4 Emerging dielectric materials

**Chair: T. Schröder**

9.10 **Invited Talk: *Giant electroresistance and electrical control of spin-polarization with ferroelectric tunnel barriers***

**M. Bibes<sup>1</sup>**, V. Garcia<sup>1,2</sup>, S. Fusil<sup>1</sup>, K. Bouzehouane<sup>1</sup>, C. Deranlot<sup>1</sup>, L. Bocher<sup>3</sup>, Sh. Enouz-Vedrenne<sup>3</sup>, A. Gloter<sup>3</sup>, D. Imhoff<sup>3</sup>, N. Mathur<sup>2</sup>, A. Barthélémy<sup>1</sup>

*1 - Unité Mixte de Physique CNRS/Thales, Université Paris-Sud, Orsay, France.*

*2 - Department of Materials Science, University of Cambridge, UK*

*3 - Laboratoire de Physiques des Solides, Université Paris Sud, CNRS UMR Orsay, France*

*4 - Thales Research & Technology, Palaiseau, France*

9.40 **Invited Talk: *Electrical properties and nanodomain structure of ferroelectric/paraelectric superlattices***

**P. Zubko**, N. Stucki, C. Lichtensteiger, J.-M. Triscone

*DPMC, University of Geneva 24, Switzerland*

10.10 ***Spectroscopic detection of spin-polarized bands and hopping-induced mixed valency in metallic GdSc<sub>1-x</sub>Ti<sub>x</sub>O<sub>3</sub> perovskite alloys with x = 0.18 and 0.25: spin alignment differences in nano-grain and single crystal epitaxial thin films***

**G. Lucovsky<sup>1</sup>**, L. Miotti<sup>1</sup>, K. Paz Bastos<sup>1</sup>, C. Adamo<sup>2</sup>, D. G. Schlom<sup>2,3</sup>

*1 - North Carolina State University, Raleigh, NC, USA*

*2 - Penn State University, State College, PA, USA*

*3 - Cornell University, Ithaca, NY, USA*

10.30 ***Determination of the energy band structure of TiN/GdSiO/Si MOS capacitors***

**H.D.B Gottlob<sup>1</sup>**, H.M. Przewłocki<sup>2</sup>, and H. Kurz<sup>1</sup>

*<sup>1</sup>- Advanced Microelectronic Center Aachen (AMICA), AMO GmbH, Aachen, Germany*

*<sup>2</sup>- Institute of Electron Technology, Warsaw, Poland*

10.50 - 11.20 **Break**

## Monday, June 28

### 1.2 Advanced technologies for thin dielectric film growth

Chair: C. Kügeler

- 11.20**      **Invited Talk: Atomic layer deposition of high-k oxides – an overview of current state and challenges**
- M. Ritala**, J. Niinistö, K. Kukli and M. Leskelä  
*Department of Chemistry, University of Helsinki, Finland*
- 11.50**      **Atomic layer deposition of HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> films on 300 mm Si wafers for gate stack technology**
- R. Lupták**<sup>1</sup>, J.M.J. Lopes<sup>1</sup>, St. Lenk<sup>1</sup>, B. Holländer<sup>1</sup>, E. Durgun Özben<sup>1</sup>, A.T. Tiedemann<sup>1</sup>, M. Schnee<sup>1</sup>, U. Breuer<sup>2</sup>, A. Besmehn<sup>2</sup>, P.K. Baumann<sup>3</sup>, M. Heuken<sup>3</sup>, J. Schubert<sup>1</sup> and S. Mantl<sup>1</sup>
- 1 - Institute for Bio- and Nanosystems (IBN1-IT) and JARAFIT, Research Center Jülich, Germany*  
*2 - Central Division of Analytical Chemistry (ZCH), Research Center Jülich, Germany*  
*3 - AIXTRON AG, Herzogenrath, Germany*
- 12.10**      **Effect of RE<sup>3+</sup> cation size on properties of rare earth scandate films deposited by ALD**
- M. Putkonen**<sup>1,2</sup>, P. Myllymäki<sup>2</sup>, L. Niinistö<sup>2</sup>, M. Roeckerath<sup>3</sup>, J.M. Lopes<sup>3</sup>, J. Schubert<sup>3</sup>, K. Mizohata<sup>4</sup>
- 1 - Beneq Oy, Vantaa, Finland.*  
*2 - Laboratory of Inorganic Chemistry, Aalto University School of Science and Technology Aalto, Espoo, Finland.*  
*3 - Institute of Bio and Nanosystems, JARA-Fundamentals of Future Information Technologies, Research Centre Jülich, Germany.*  
*4 - Division of Materials Physics, Department of Physics, University of Helsinki, Finland*

**12.30 - 14.00**      **Lunch**

## Monday, June 28

### 2.1 High-k dielectrics on Si

Chair: A.C. Kummel

**14.00**      **Invited Talk: *Plenty of room at the bottom: scaling the high-k/silicon interfacial layer***

**M. M. Frank**<sup>1</sup>, T. Ando<sup>1</sup>, K. Choi<sup>2</sup>, Ch. Choi<sup>1</sup>, J. Bruley<sup>1</sup>, Ch. Marchiori<sup>3</sup>, J. Fompeyrine<sup>3</sup>, V. Narayanan<sup>1</sup>

*1 - IBM T.J. Watson Research Center, Yorktown Heights, NY, USA*

*2 - GLOBALFOUNDRIES Inc., Yorktown Heights, NY, USA*

*3 - IBM Research GmbH, Zürich Research Laboratory, Rüschlikon, Switzerland*

**14.30**      ***Microstructure, bonding states and band alignment of the (Tb<sub>x</sub>Sc<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Si system***

**I. Geppert**<sup>1</sup>, M. Eizenberg<sup>1</sup>, N. A. Bojarczuk<sup>2</sup>, and S. Guha<sup>2</sup>

*1 - Dpt. of Materials Engineering, Technion - Israel Institute of Technology, Haifa, Israel*

*2 - IBM Research Division, Yorktown Heights, New York*

**14.50**      ***The onset of electrical stress in 3nm and 6nm molecular beam deposited LaLuO<sub>3</sub> MOSCAPs on n-Si(100) substrates using a TiN metal gate and Al back contact***

**Y. Lai**<sup>1</sup>, S. Monaghan<sup>1</sup>, K. Cherkaoui<sup>1</sup>, H. D. B. Gottlob<sup>2</sup>, M. Schmidt<sup>2</sup>, J. Schubert<sup>3</sup>, J. M. J. Lopes<sup>3</sup>, and P. K. Hurley<sup>1</sup>

*1 - Tyndall National Institute, University College Cork, Lee Maltings, Cork, Ireland*

*2 - AMO GmbH, AMICA, Aachen, Germany*

*3 - Institute of Bio and Nanosystems, JARA, Research Centre Jülich, Jülich, Germany*

### 2.3 High-k/metal gate stack, characterisation, scaling, stability

**15.10**      ***Rare-earth based oxides/TiN gate stacks on high mobility strained SOI for fully depleted (FD) MOSFETs***

**E. Durğun Özben**<sup>1</sup>, J. M. J. Lopes<sup>1</sup>, A. Nichau<sup>1</sup>, R. Lupták<sup>1</sup>, S. Lenk<sup>1</sup>, A. Besmehn<sup>2</sup>, K. K. Bourdelle<sup>3</sup>, Q.-T. Zhao<sup>1</sup>, J. Schubert<sup>1</sup> and S. Mantl<sup>1</sup>

*<sup>1</sup>Institute for Bio- and Nanosystems (IBNI-IT) and JARA-FIT, Research Center Jülich, Germany*

*<sup>2</sup>Central Division of Analytical Chemistry (ZCH), Research Center Jülich, Germany*

*<sup>3</sup>SOITEC S.A., Parc Technologique des Fontaines, Bernin, France*

**15.30**      ***Trapping in GdSiO high-k films***

**R. Rao**<sup>1</sup>, R. Simoncini<sup>1</sup>, H. D. B. Gottlob<sup>2</sup>, M. Schmidt<sup>2</sup>, F. Irrera<sup>1</sup>

*1 – Sapienza Università di Roma, Electronics Department and IU.NET*

*2 – Advanced Microelectronic Center Aachen, AMO GmbH, Aachen, Germany*

**15.50**      ***Electrical characterization of high-k based MIS structures with negative resistance effect in I-V characteristics***

**A. Gómez**<sup>1</sup>, H. Castán<sup>1</sup>, H. García<sup>1</sup>, S. Dueñas<sup>1</sup>, L. Bailón<sup>1</sup>, F. Campabadal<sup>2</sup>, J. M. Rafí<sup>2</sup> and M. Zabala<sup>2</sup>

*1 - Department of Electronics, University of Valladolid, E.T.S.I. Telecomunicación,*

*2 - Centro Nacional de Microelectrónica. Instituto de Microelectrónica Barcelona, Spain*

**16.10 - 16.40**      **Break**

## Monday, June 28

### 2.4 Defect characterisation, engineering of dielectrics, leakage currents

Chair: T. Hashizume

- 16.40**      **Invited Talk: *Traps and trapping phenomena and their implications on electrical behavior of high-k capacitor stacks***  
**A. Paskaleva**<sup>1</sup>, M. Lemberger<sup>2</sup>, E. Atanassova<sup>1</sup>, A. J. Bauer<sup>2</sup>  
*1 - Institute of Solid State Physics, Bulgarian Academy of Sciences, Sofia, Bulgaria*  
*2 - Fraunhofer Institute for Integrated Systems and Device Technology, Erlangen, Germany*
- 17.10**      ***Temperature dependence of the emission and capture times of SiON individual traps after positive bias temperature stress***  
**M. Toledano-Luque**<sup>1</sup>, B. Kaczer<sup>1</sup>, Ph. Roussel<sup>1</sup>, T. Grasser<sup>3</sup>, and G. Groeseneken<sup>1</sup>  
*1 - Imec, Leuven, Belgium, 2 - UCM, Madrid, Spain, 3 - TU Wien, Austria*
- 17.30**      ***Capture cross sections for holes at LaLuO/Si interfaces***  
**O. Engström**<sup>1</sup>, F. Ducroquet<sup>2</sup>, B. Raeissi<sup>1</sup>, J. Schubert<sup>3</sup>, J. M. J Lopes<sup>3</sup>, H. D. B. Gottlob<sup>4</sup>  
*1 – Department of Microtechnology and Nanosci, Chalmers Univ Technology, Göteborg*  
*2 – Minatec, IMEP-LAHC, Grenoble*  
*3 - Institute of Bio and Nanosystems, JARA, Research Centre Juelich,*  
*4 – Advanced Microelectronic Center Aachen, AMO GmbH, Aachen*
- 17.50**      ***Defects in low-κ dielectrics and etch stop layers for use as interlayer dielectrics in ULSI***  
**B.C. Bittel**<sup>1</sup>, P.M. Lenahan<sup>1</sup>, S. King<sup>2</sup>  
*1 – The Pennsylvania State University, 2 – Intel Corporation*
- 18.10**      ***Analysis of the effect germanium preamorphisation on interface defects and leakage current for high-k MOSFET***  
**G. Roll**<sup>1</sup>, S. Jakschik<sup>1</sup>, M. Goldbach<sup>2</sup>, A. Wachowiak<sup>1</sup>, T. Mikolajick<sup>1,3</sup>, L. Frey<sup>4</sup>  
*1 – Namslab gGmbH, Dresden, Germany*  
*2 – Qimonda Dresden GmbH&Co. OHG, Dresden, Germany*  
*3 – University of Dresden, Germany*  
*4 – Fraunhofer IISB, Erlangen, Germany*

## 1.5 New device approaches

**18.30**      *Modelling of tunneling through a three-layer gate stack with/without a quantum well*

A. Mazurak, J. Walczak, and B. Majkusiak

*Institute of Microelectronics and Optoelectronics, Warsaw Univ. Technology, Poland*

**18.50**      *Properties of  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  as gate dielectrics for printed ZnO transistors*

S. Walther<sup>1</sup>, S. Polster<sup>1</sup>, B. Meyer<sup>1</sup>, M.P.M. Jank<sup>2</sup>, H. Ryssel<sup>1,2</sup>, L. Frey<sup>1,2</sup>

*1 Chair of Electron Devices, University of Erlangen-Nuremberg, Erlangen, Germany*

*2 Fraunhofer Institute for Integrated Systems and Device Technology, Erlangen, Germany*

**19.10**              **Poster session**

**20.00**              **Dinner**

## Tuesday, June 29

### 2.2 High-k dielectrics on high mobility semiconductors: Ge

Chair: G. Lucovsky

**8.00**      **Invited Talk: *Dielectrics on high mobility substrates for aggressively scaled CMOS***

A. Dimoulas, D. Tsoutsou, G. Mavrou, Y. Panayiotatos, S. F. Galata, E. Golias, A. Sotiropoulos

*MBE laboratory, Institute of Materials Science, NCSR DEMOKRITOS, Athens, Greece*

**8.30**      ***Ge SB-p-MOSFETs with ALD ZrO<sub>2</sub>/La<sub>2</sub>O<sub>3</sub> dielectrics***

C. Henkel, S. Abermann, O. Bethge, G. Pozzovivo, and E. Bertagnoli

*Institute for Solid State Electronics, Vienna, 1040 Austria*

**8.50**      ***Epitaxial growth of Dy<sub>2</sub>O<sub>3</sub> films on Ge(100) and SrTiO<sub>3</sub>(100) substrates by molecular beam epitaxy***

Md. N. K. Bhuiyan<sup>1</sup>, M. Menghini<sup>1</sup>, J. W. Seo<sup>2</sup>, J.-P. Locquet<sup>1</sup>, Ch. Marchiori<sup>3</sup>

*1 – Department of Physics and Astronomy, Katholieke Universiteit Leuven, Belgium*

*2 - Department of Metallurgy and Materials Engineering, Katholieke Universiteit Leuven*

*3 – IBM Research GmbH, Zurich Research Laboratory, Rueschlikon, Switzerland*

### 2.2 High-k dielectrics on high mobility semiconductors: III-N

**9.10**      **Invited Talk: *Interface control technologies of GaN-based MOS structures for high-efficiency power switching transistors***

T. Hashizume, Y. Hori and C. Mizue

*Research Center for Integrated Quantum Electronics (RCIQE), Hokkaido University, Japan  
JST-CREST*

**9.40**      ***Design rules of gate dielectric for GaN-based MIS-devices and performance of Al<sub>2</sub>O<sub>3</sub>/AlGaN/GaN and Al<sub>2</sub>O<sub>3</sub>/InAlN/GaN MOSHFETs***

P. Kordoš<sup>1,2</sup>, R. Stoklas<sup>1</sup>, M. Mikulics<sup>3</sup>, D. Gregušová<sup>1</sup>, A. Fox<sup>3</sup>, K. Čičo<sup>1</sup>, J. Novák<sup>1</sup>, and K. Fröhlich<sup>1</sup>

*1 – Institute of Electrical Engineering, Slovak Academy of Sciences, Bratislava, Slovakia*

*2 – Department of Microelectronics, University of Technology, Bratislava, Slovakia*

*3 – Institute of Bio- and Nanosystems (IBN-1), Research Centre Jülich, Germany*

**10.00**

***C-V characterization of ALD- $\text{Al}_2\text{O}_3$  insulated gates on AlGaIn/GaN structure***

**Ch. Mizue<sup>1</sup>** and T. Hashizume<sup>1,2</sup>

*1 – Research Center for Integrated Quantum Electronics (RCIQE), Hokkaido University, Sapporo, Japan*

*2 – JST-CREST*

**10.20 - 10.50**

**Break**



## Tuesday, June 29

### 2.2 High-k dielectrics on high mobility semiconductors: III-V

Chair: M.M. Frank

- 10.50**      **Invited Talk: *Correlations between atomic and electronic structure of monolayer nucleation and unpinning of a compound semiconductor surface during atomic layer deposition***  
J. B. Clemens<sup>1</sup>, E. A. Chagarov<sup>1</sup>, M. Holland<sup>2</sup>, R. Droopad<sup>3</sup>, J. Shen<sup>1</sup> and A. C. Kummel<sup>1</sup>  
*1 Dept. of Chem. and Biochem., Univ. of California, San Diego, La Jolla, California*  
*2 Dept of Electronics & Electrical Engineering, University of Glasgow, Scotland, U.K.*  
*3 Dept of Physics, Texas State University-San Marcos, Texas, U.S.A.*
- 11.20**      ***Improved Capacitance-voltage characteristics of MOS capacitors on unpassivated GaAs incorporating a PECVD deposited Si<sub>3</sub>N<sub>4</sub> dielectric layer***  
E. O'Connor, S. Monaghan, V. Djara, P. K. Hurley, and K. Cherkaoui  
*Tyndall National Institute, University College Cork, Ireland*
- 11.40**      ***Effect of processing of W gate on the quality of MOS capacitors on GaAs***  
D. J. Webb, C. Marchiori, D. Caimi, C. Rossel, M. Richter, M. Sousa, C. Gerl, C. Andersson, and J. Fompeyrine  
*IBM Research-Zurich, 8803 Rüschlikon, Switzerland*
- 12.00**      ***Electrical characterisation of Pd/HfO<sub>2</sub> MOSCAPs with/without a thin Al<sub>2</sub>O<sub>3</sub> or MgO interface control layer deposited on GaAs or In<sub>0.53</sub>Ga<sub>0.47</sub>As/InP by ALD***  
A. O'Mahony<sup>1</sup>, S. Monaghan<sup>1</sup>, R. Chiodo<sup>1,2</sup>, I. M. Povey<sup>1</sup>, A. Blake<sup>1</sup>, K. Cherkaoui<sup>1</sup>, É. O'Connor<sup>1</sup>, R. E. Nagle<sup>1</sup>, R. D. Long<sup>1</sup>, V. Djara<sup>1</sup>, D. O'Connell<sup>1</sup>, S. B. Newcomb<sup>3</sup>, F. Crupi<sup>2</sup>, P. K. Hurley<sup>1</sup> and M. E. Pemble<sup>1</sup>  
*1 - Tyndall National Institute, University College Cork, Ireland*  
*2 - Università della Calabria, Arcavacata di Rende (CS), Italy*  
*3 - Glebe Scientific Ltd., Glebe Laboratories, Newport, Ireland*
- 12.20**      ***Modeling the CV response of high-k/III-V systems: GaAs, In<sub>0.53</sub>Ga<sub>0.47</sub>As and InAs***  
T. O'Regan and P. K. Hurley  
*1 - Tyndall National Institute, University College Cork, Ireland*
- 13.00 - 14.30**      **Lunch**
- 14.30 - 19.00**      **Social event - trip**

## Wednesday, June 30

### 1.1 Theory of dielectric materials

Chair: M. Ritala

- 8.00**      **Invited Talk: *Charge transfer multiplet theory and Tanabe-Sugano multiplet energy level diagrams applied to: (i) band edge electronic states, and (ii) O-atom vacancy defects in transition metal oxide gate dielectrics***

**G. Lucovsky**, L. Miotti, and K. Paz Bastos

*North Carolina State University, Raleigh, USA*

- 8.30**      ***Multi-phonon hole-trapping from first-principles***

**F. Schanovsky**, W. Gös, and T. Grasser

*CDL for TCAD, Institute for Microelectronics, TU Wien, Austria*

### 2.5 Electrical characterisation and reliability of devices with alternative dielectrics

- 8.50**      **Invited Talk: *Recent trends in bias temperature instability***

**B. Kaczer**<sup>1</sup>, T. Grasser<sup>2</sup>, J. Franco<sup>1,3</sup>, M. Toledano-Luque<sup>1,4</sup>, Ph. J. Roussel<sup>1</sup>, G. Groeseneken<sup>1,3</sup>

*1 – IMEC, 2 – TU Wien, 3 – KU Leuven, 4 – UC Madrid,*

- 9.20**      ***Dielectric BD in polycrystalline HfO<sub>2</sub> gate dielectrics investigated by CAFM***

**V. Iglesias**<sup>1</sup>, M. Porti<sup>1</sup>, M. Nafría<sup>1</sup>, X. Aymerich<sup>1</sup>, , P. Dudek<sup>2</sup>, G. Bersuker<sup>3</sup>

*1 - Dept. Eng. Elect., Edifici Q, Universitat Autònoma de Barcelona, Spain*

*2- Innovations for High Performance Microelectronics (IHP), Frankfurt (Oder), Germany*

*3 - Sematech, USA*

- 9.40**      ***CV measurements on LaLuO<sub>3</sub> stack MOS capacitor using a new 3-pulse technique***

**N. Sedghi**<sup>1</sup>, W. Davey<sup>1</sup>, I. Mitrovic<sup>1</sup>, J. M. J. Lopes<sup>2</sup>, J. Schubert<sup>2</sup>, and S. Hall<sup>1</sup>

*1 – University of Liverpool, Liverpool, UK*

*2 - Institute of Bio and Nanosystems, Research Centre Juelich, Germany*

**10.00 - 10.30**      **Break**

## Wednesday, June 30

### 2.5 Electrical characterisation and reliability of devices with alternative dielectrics

Chair: A. Dimoulas

- 10.30**      ***Deep-level transient spectroscopy on high-k dielectric stacks: Effects of the interlayer traps***  
**H. Castán**, S. Dueñas, H. García, A. Gómez, and L. Bailón  
*Departamento de Electricidad y Electrónica, E.T.S.I.Telecomunicación, Universidad de Valladolid, Spain*
- 10.50**      ***Dielectric layers suitable for high voltage integrated trench capacitors***  
**J. vom Dorp**<sup>1</sup>, T. Erlbacher<sup>2</sup>, A.J. Bauer<sup>2</sup>, H. Ryssel<sup>1,2</sup>, L. Frey<sup>1,2</sup>  
*1 – Chair of Electron Devices, University Erlangen-Nuremberg, Erlangen, Germany*  
*2 - Fraunhofer Institute for Integrated Systems and Device Technology, Erlangen*
- 11.10**      ***Non-contact metrology for inversion charge carrier mobility by corona charge and photovoltage measurements on blank wafers with a gate dielectric***  
**J.L. Everaert**<sup>1</sup>, E. Rosseel<sup>1</sup>, A. Pap<sup>2</sup>, A. Meszaros<sup>2</sup>, J. Dekoster<sup>1</sup>, T. Pavelka<sup>2</sup>  
*1 IMEC, Leuven, Belgium*  
*2 Semilab Semiconductor Physics Laboratory, Co., Ltd., Budapest, Hungary*
- 11.30**      ***Current Instabilities in REO-HfO<sub>2</sub> gate stacks grown on Germanium based MOS devices due to Maxwell-Wagner instabilities and dielectrics relaxation***  
**M. S. Rahman**<sup>1,2</sup>, E. K. Evangelou<sup>2</sup>, A. Dimoulas<sup>3</sup>, G. Mavrou<sup>3</sup> and S. Galata<sup>3</sup>  
*1 - GSI - Helmholtzzentrum für Schwerionenforschung, Darmstadt, Germany*  
*2 - Lab of Electronics-Telecoms & Applications, Dept. of Physics, University of Ioannina, Greece*  
*3 –MBE Laboratory, Institute of Material Science, NCSR«Demokritos», Greece*
- 11.50**      ***Processing dependences of CHC degradation on strained-Si pMOSFETs***  
**E. Amat**<sup>1</sup>, J.Martin-Martinez<sup>1</sup>, M.B.Gonzalez<sup>2</sup>, R.Rodriguez<sup>1</sup>, M.Nafria<sup>1</sup>, E.Simoen<sup>2</sup>, P.Verheyen<sup>2</sup> and X.Aymerich<sup>1</sup>  
*1 – Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona, Spain*  
*2 – IMEC, Leuven Belgium*
- 12.10**      ***Gate oxide reliability at the nano-scale evaluated by combining cAFM and CVS***  
**T. Erlbacher**<sup>1</sup>, V. Yanev<sup>1</sup>, M. Rommel<sup>1</sup>, A.J. Bauer<sup>1</sup>, L. Frey<sup>1,2</sup>  
*1 – Fraunhofer Institute for Integrated Systems and Device Technology, Erlangen, Germany*  
*2 – Chair of Electron Devices, University of Erlangen-Nuremberg, Erlangen, Germany*

**12.30 - 14.00**      **Lunch**

## Wednesday, June 30

### 3.1 High-k dielectrics for MIM (DRAM etc.)

Chair: A. Paskaleva

- 14.00**      **Invited Talk: *Metal-insulator-metal capacitors – intrinsic constraints of high-k dielectrics***  
**Ch. Wenger**, M. Lukosius, G. Lupina, T. Schroeder  
*IHP, Im Technologiepark 25, 15236 Frankfurt/Oder, Germany*
- 14.30**      ***Electrical characteristics of TiTaO based MIM capacitors***  
**M. Lukosius**<sup>1</sup>, Ch. Wenger<sup>1</sup>, G. Ruhl<sup>2</sup>, S. Rushworth<sup>3</sup>  
*1 – IHP, Im Technologiepark, Frankfurt Oder, Germany*  
*2 – Infineon, Regensburg, Germany*  
*3 – SAFC HiTech, Bromborough, Wirral, Merseyside, U.K*
- 14.50**      ***Macroscopic and microscopic electrical characterization of high-k ZrO<sub>2</sub>, (ZrO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> and ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> metal-insulator-metal structures***  
**D. Martin**<sup>1</sup>, M. Grube<sup>1</sup>, W. Weinreich<sup>2</sup>, J. Müller<sup>2</sup>, L. Wilde<sup>2</sup>, E. Erben<sup>1</sup>, W.M. Weber<sup>1</sup>, U. Schröder<sup>1</sup>, Th. Mikolajick<sup>1,3</sup>, and H. Riechert<sup>4</sup>  
*1 – Namlab gGmbH, Dresden, Germany*  
*2 – Fraunhofer CNT, Dresden, Germany*  
*3 – Chair of Nanoelectronic Materials, University of Technology Dresden, Germany*  
*4 – Paul-Drude-Institut für Festkörperelektronik, Berlin, Germany*
- 15.10**      ***Atomic scale engineering of future high-k DRAM dielectrics: the example of partial Hf substitution by Ti in BaHfO<sub>3</sub>***  
**P. Dudek**<sup>1</sup>, G. Lupina<sup>1</sup>, P. Zaumseil<sup>1</sup>, D. Schmeisser<sup>2</sup> and T. Schroeder<sup>1</sup>  
*1 – IHP, Frankfurt (Oder), Im Technologiepark 25, Germany*  
*2 – BTU Cottbus, Germany*

**15.30 - 16.00**      **Break**

## Wednesday, June 30

### 3.2 Resistive switching in dielectrics

Chair: Ch. Wenger

- 16.00**      **Invited Talk: Nano structured resistive memory cells based on  $TiO_2$  thin films**  
**C. Kügeler**<sup>a,b</sup>, S. Hoffmann-Eifert<sup>a,b</sup> and R. Waser<sup>a,b</sup>  
<sup>a</sup> *Institut für Festkörperforschung, Forschungszentrum Jülich GmbH, Germany*  
<sup>b</sup> *JARA- Fundamentals of Future Information Technology, Jülich, Germany*
- 16.30**      **CMOS compatible  $TiN/HfO_2/Ti/TiN$  MIM devices for future RRAM applications**  
**Ch. Walczyk**<sup>1</sup>, T. Schroeder<sup>1</sup>, M. Lukosius<sup>1</sup>, D. Walczyk<sup>1</sup>, M. Fraschke<sup>1</sup>, A. Fox<sup>1</sup>,  
D. Wolansky<sup>1</sup>, B. Tillack<sup>1,2</sup> and Ch. Wenger<sup>1</sup>  
<sup>1</sup> *IHP, Frankfurt (Oder), Germany*  
<sup>2</sup> *Department of Computer Engineering and Microelectronics, TU Berlin, Germany*
- 16.50**      **Growth behaviour and characterization of atomic layer deposited  $TiO_x$  thin films for resistive switching memory cells**  
**M. Reiners**, S. Hoffmann-Eifert, C. Kügeler, R. Bruchhaus and R. Waser  
*Institute for Solid State Research, Research Center Jülich GmbH and JARA-FIT, Jülich*

### 3.3 Dielectrics for non-volatile memories (flash, nanocrystal-based memories,...)

- 17.10**      **Charge retention in CT SiN: impact of technology and operating conditions**  
**G.Ghidini**<sup>a</sup>, N.Galbiati<sup>a</sup>, E.Mascellino<sup>b</sup>, C.Scozzari<sup>a</sup>, A.Sebastiani<sup>a</sup>, S.Amoroso<sup>b</sup>,  
C.Monzio, Compagnoni<sup>b</sup>, A.S.Spinelli<sup>b</sup>, A.Maconi<sup>b</sup>, R.Piagge<sup>a</sup>, A.Del Vitto<sup>a</sup>,  
M.Alessandri<sup>a</sup>, I.Baldi<sup>a</sup>, E.Moltrasio<sup>a</sup>, G.Albini<sup>a</sup>, A.Grossi<sup>a</sup>, P.Tessariol<sup>a</sup>,  
E.Camerlenghi<sup>a</sup> and A.Mauri<sup>a</sup>  
<sup>a</sup> *Numonyx, Central R&D, Agrate Brianza, Italy*  
<sup>b</sup> *Dipartimento di Elettronica e Informazione, Politecnico di Milano-IU.NET, Italy*
- 17.30**      **Study of parasitic trapping in alumina used as blocking oxide for non volatile memories**  
**J. P. Colonna**, M. Bocquet, G. Molas, N. Rochat, P. Blaise, H. Grampeix, C. Licitra,  
F. Martin, D. Lafond, L. Masoero, V. Vidal, J. P. Barnes, M Veillerot and K.  
Yekache  
<sup>1</sup> – *CEA-LETI, Minatec, 17, Grenoble Cedex 9, France*

**17.50**      ***Synthesis and characterization of DyScO<sub>x</sub> films deposited on Si and Si-rich SiN by atomic layer deposition for blocking layer replacement in TANOS stack***

**A. Lamperti<sup>1</sup>**, E. Cianci<sup>1</sup>, U. Russo<sup>1,\*</sup>, G. Congedo<sup>1</sup>, O. Salicio<sup>1</sup>, S. Spiga<sup>1</sup>, M. Fanciulli<sup>1,2</sup>

*1 – Laboratorio MDM, IMM-CNR, Agrate Brianza (MB) Italy*

*2 – Dipartimento di Scienza dei Materiali, Università degli Studi di Milano Bicocca, - Italy*

*\* Now with Numonyx R & D, Technology Development, Agrate Brianza (MB) – Italy*

**18.10**      ***Charge emission in SiO<sub>2</sub> layers containing Ge nanocrystals - evidence of a two-stage relaxation process from deep level transient spectroscopy analysis***

**R. Beyer<sup>1</sup>**, H. Burghardt<sup>1</sup> and J. von Borany<sup>2</sup>

*1 – Beyer Associates, Chemnitz, 2 – Institute of Ion Beam Physics and Materials Research, Forschungszentrum Dresden-Rossendorf, Germany*

**18.30**              **Poster session**

**20.00**              **Dinner**